Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced size etching method for integrated circuits

Reduced size etching method for integrated circuits

US Patent 5913148 · Granted Jun 15, 1999

Estimated economic value: $58,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for bow reduction and critical dimension control in etching silicon di2001
Plasma reactor with enhanced plasma uniformity by gas addition, reduced chamber 2000
Plasma reactor with enhanced plasma uniformity by gas addition, and method of us1998
Focus ring for semiconductor wafer processing in a plasma reactor1997
Method and apparatus for altering magnetic coil current to produce etch uniformi1996
Use of electrostatic forces to reduce particle contamination in semiconductor pl1995
Process for simultaneous removal of photoresist and polysilicon/polycide etch re1995
Reactive ion etch process including hydrogen radicals1993
Process for forming a via in an integrated circuit structure by etching through 1993
Method of taper-etching with photoresist adhesion layer1991
Method of making integrated circuits having a planarized dielectric1991
Method for reducing mobile ion contamination in semiconductor integrated circuit1990