Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pairing floating point exchange instruction with another floating point instruction to reduce dispatch latency

Pairing floating point exchange instruction with another floating point instruction to reduce dispatch latency

US Patent 5913047 · Granted Jun 15, 1999

Estimated economic value: $3,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for enabling mobile cluster computing2019
Catwalk for a grain bin or the like and a plank used in the construction thereof2016
Method and apparatus for enabling mobile cluster computing2016
Method and apparatus for securing digital devices while reducing power consumpti2014
Method and apparatus for providing continuous user verification in a packet-base2014
Method and apparatus for securing communication over public network2013
Method for manipulating and repartitioning a hierarchical integrated circuit des2013
Apparatus, system, and method for routing data to and from a host that is moved 2011
Network packet transmission mechanism2010
Configurable cache system depending on instruction type2007
Communication network and protocol which can efficiently maintain transmission a2005
Address mapping mechanism enabling multi-domain addressing in communication netw2004