Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming low capacitance interconnect structures on semiconductor substrates

Method of forming low capacitance interconnect structures on semiconductor substrates

US Patent 5908318 · Granted Jun 1, 1999

Estimated economic value: $4,882,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-bonding structure and method of forming thereof2024
ESD protection circuit2024
FINFET stack gate memory and method of forming thereof2023
Combined positive and negative voltage electrostatic discharge (ESD) protection 2023
ESD protection circuit2022
Method and apparatus for protection against process-induced charging2016
Method of forming transistors with ultra-short gate feature2015
Method and apparatus for protection against process-induced charging2013
Method of forming a non-volatile memory cell using off-set spacers2012
Flash memory device having poly spacers2007
Method of forming transistors with ultra-short gate feature2007
Method of forming polysilicon layers in non-volatile memory2007