Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bootstrap processor selection architecture in SMP systems

Bootstrap processor selection architecture in SMP systems

US Patent 5904733 · Granted May 18, 1999

Estimated economic value: $162,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for efficiently processing deferred order-dependent memory access tran2009
Apparatus and method for initiating hardware priority management by software con2001
Method and apparatus for detecting and compensating for certain snoop errors in 2001
Method and apparatus for performing out-of-order bus operations in which an agen2001
Bootstrap processor selection architecture in SMP system2000
Method and apparatus for handling multiple level-triggered and edge-triggered in2000
Method and apparatus for performing bus operations in a computer system using de2000
Mechanism for data strobe pre-driving during master changeover on a parallel bus1999
Mechanism for efficiently processing deferred order-dependent memory access tran1999
Method and apparatus for tracking bus transactions1999
Emulation of interrupt control mechanism in a multiprocessor system1999
Mechanism for delivering interrupt messages1998