Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Topside analysis of a multi-layer integrated circuit die mounted in a flip-chip package

Topside analysis of a multi-layer integrated circuit die mounted in a flip-chip package

US Patent 5904489 · Granted May 18, 1999

Estimated economic value: $2,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User interaction platform2020
Method and system for providing halo implant to a semiconductor device with mini2007
Method and system for plastic package decapsulation of electronic devices2002
Method and system for accurately marking the backside of the die for fault locat2000
Method and system for detecting faults in a flip-chip package2000
Method and system for detecting faults in a flip-chip package2000