Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design

Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design

US Patent 5903466 · Granted May 11, 1999

Estimated economic value: $15,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for incremental circuit physical synthesis2021
Methods for incremental circuit design legalization during physical synthesis2019
Retiming with fixed power-up states2019
Retiming with programmable power-up states2019
Integrated circuit retiming with selective modeling of flip-flop secondary signa2018
Look-up based buffer tree synthesis2015
Progressive circuit evaluation for circuit optimization2013
Delta-slack propagation for circuit optimization2013
Zone-based area recovery in electronic design automation2013
Zone-based optimization framework for performing timing and design rule optimiza2013
Density-based area recovery in electronic design automation2012
Electronic design automation system and methods utilizing groups of multiple cel2003