{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Apparatus and method for reducing the cache miss penalty in a virtual addressed memory system by using a speculative address generator and an accurate address generator", "item": "https://www.patentleaderboard.com/patent/5900022"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for reducing the cache miss penalty in a virtual addressed memory system by using a speculative address generator and an accurate address generator

Apparatus and method for reducing the cache miss penalty in a virtual addressed memory system by using a speculative address generator and an accurate address generator

US Patent 5900022 · Granted May 4, 1999

Estimated economic value: $2,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Production shot design system2023
Production shot design system2022
Processor comprising a first and a second mode of operation and method of operat2011
Transparent return to parallel mode by rampoline instruction subsequent to inter2010
System architecture for high speed ray tracing2006
Exception handling with reduced overhead in a multithreaded multiprocessing syst2003
Method and mechanism for speculatively executing threads of instructions2003
System and method for transparent handling of extended register states2002
Transparent extended state save2001
Basic block oriented trace cache utilizing a basic block sequence buffer to indi2001
Processor programably configurable to execute enhanced variable byte length inst2000
Method and apparatus for reducing cache snooping overhead in a multilevel cache 1998