Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor programably configurable to execute enhanced variable byte length instructions including predicated execution, three operand addressing, and increased register space

Processor programably configurable to execute enhanced variable byte length instructions including predicated execution, three operand addressing, and increased register space

US Patent 6157996 · Granted Dec 5, 2000

Estimated economic value: $3,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Paging hierarchies for extended page tables and extended page attributes2024
Production shot design system2023
Production shot design system2022
Platform first error handling2021
Processor support for hardware transactional memory2021
Adaptive extension of leases for entries in a translation lookaside buffer2019
Using leases for entries in a translation lookaside buffer2018
Method and apparatus for performing a bus lock and translation lookaside buffer 2018
Processor support for hardware transactional memory2018
Vertical subsea tree annulus and controls access2016
Randomly branching using hardware watchpoints2016
Nested speculative regions for a synchronization facility2016