Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication of semiconductor structure having two levels of buried regions

Fabrication of semiconductor structure having two levels of buried regions

US Patent 5899714 · Granted May 4, 1999

Estimated economic value: $6,480,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Collaborative robot system on a mobile cart with a chamber docking system2025
Pool waterfall flow diverter2023
Transistor structure with multiple halo implants having epitaxial layer over sem2022
Transistor structure and fabrication methods with an epitaxial layer over multip2017
Systems and methods of non-volatile memory sensing including selective/different2017
Floating power converter having multiple voltage inputs2016
Transistor structure and method with an epitaxial layer over multiple halo impla2016
Systems and methods of non-volatile memory sensing including selective/different2014
Direct current (DC) correction circuit for a time of flight (TOF) photodiode fro2013
Method and apparatus for improving sensitivity in vertical color CMOS image sens2013
Systems and methods of non-volatile memory sensing including selective/different2013
Pinned photodiode CMOS pixel sensor2012