Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench

Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench

US Patent 5895261 · Granted Apr 20, 1999

Estimated economic value: $13,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protection of Cu damascene interconnects by formation of a self-aligned buffer l2011
Method of improving adhesion between two dielectric films2010
Method of improving adhesion between two dielectric films2009
Protection of Cu damascene interconnects by formation of a self-aligned buffer l2008
Method for growing thin films2006
Process skew results for integrated circuits2006
Method of improving adhesion between two dielectric films2005
Process for planarizing upper surface of damascene wiring structure for integrat2005
Low k dielectric composite layer for integrated circuit structure which provides2004
Self-aligned alloy capping layers for copper interconnect structures2004
Method for growing thin films2004
Method of forming SiGe gate electrode2004