Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for planarizing upper surface of damascene wiring structure for integrated circuit structures

Process for planarizing upper surface of damascene wiring structure for integrated circuit structures

US Patent 6881664 · Granted Apr 19, 2005

Estimated economic value: $4,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reaction vessel, molecular hybridization apparatus, application thereof, and det2024
Methods, apparatuses and systems for displaying alarm file2024
Light sensor having transparent substrate and through-substrate vias and a conti2016
Light sensor having a contiguous IR suppression filter and transparent substrate2016
Light sensor having transparent substrate and diffuser formed therein2015
Light sensor having transparent substrate with lens formed therein2015
Light sensor having IR cut interference filter with color filter integrated on-c2015
Method and system for obtaining access information and charging in multimedia br2015
Method and system for acquiring information of machine type communication user e2015
Method and system for implementing domain selection during the terminated call2015
Light sensor having IR cut interference filter with color filter integrated on-c2014
Light sensor having a contiguous IR suppression filter and a transparent substra2014