Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated processor and memory control unit including refresh queue logic for refreshing DRAM during idle cycles

Integrated processor and memory control unit including refresh queue logic for refreshing DRAM during idle cycles

US Patent 5873114 · Granted Feb 16, 1999

Estimated economic value: $3,148,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to achieve more level thermal gradient2011
Memory array with global bitline domino read/write scheme2008
Computer system employing a control signal indicative of whether address is with1998
System and apparatus for partially flushing cache memory1998
System and apparatus for partially flushing cache memory1998
Prepaging during PCI master initiated wait cycles1997
Memory control unit with programmable edge generator to minimize delay periods f1997
System management mode and in-circuit emulation memory mapping and locking metho1997