Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for aligning semiconductor wafer surface scans and identifying added and removed particles resulting from wafer handling or processing

US Patent 5870187 · Granted Feb 9, 1999

Estimated economic value: $105,990,000

Assignee

Inventors

View full patent text on Google Patents →