Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual level wordline clamp for reduced memory cell current

Dual level wordline clamp for reduced memory cell current

US Patent 5864507 · Granted Jan 26, 1999

Estimated economic value: $2,288,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced direct current (DC) built-in-self-test (BIST) coverage for optical engi2025
Fault detection in integrated circuits2024
Tunable driver2024
Enhanced direct current (DC) built-in-self-test (BIST) coverage for optical engi2024
Multiple sensor data processor interface and relay2023
Connectivity verification for flip-chip and advanced packaging technologies2023
Tunable driver2022
Connectivity verification for flip-chip and advanced packaging technologies2021
Thermal tuning and quadrature control using active extinction ratio tracking2021
Active relative intensity noise mitigation using nested interferometers, and tra2020
Multiple sensor data processor interface and relay2019
Multiple sensor data processor interface and relay2017