Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated dual layer emitter mask and emitter trench for BiCMOS processes

Integrated dual layer emitter mask and emitter trench for BiCMOS processes

US Patent 5856697 · Granted Jan 5, 1999

Estimated economic value: $155,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bypass wavguide configured to facilitate inter-level optical coupling in optical2025
Latch circuit and method of operating the same2025
Gallium nitride-based devices and methods of testing thereof2025
Method for CMP temperature control2025
Integrated packages having electrical devices and photonic devices and methods o2025
Gallium nitride-on-silicon devices2025
Waveguide structure2025
Cladding structure for semiconductor waveguide2025
Semiconductor devices and circuits with increased breakdown voltage2025
Apparatus and method of substrate edge cleaning and substrate carrier head gap c2025
Quality detection method and apparatus2025
Structures for providing electrical isolation in semiconductor devices2025