Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for powering down an integrated circuit transparently and its phase locked loop

Method and apparatus for powering down an integrated circuit transparently and its phase locked loop

US Patent 5842029 · Granted Nov 24, 1998

Estimated economic value: $128,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory array leakage reduction circuit and method2008
Memory array leakage reduction circuit and method2007
Input buffer circuit with dual power down functions2001
Detecting states of signals2001
Reducing timing variance of signals from an electronic device2001
Method and apparatus to monitor a characteristic associated with an electronic d2001
Synchronous interface to a self-timed memory array2000
Method and apparatus for powering down an integrated circuit having a core that 1999
Integrated circuit having a core which operates at a speed greater than the freq1999
Integrated circuit having a core which operates at a speed greater than the freq1999
Apparatus for operating a microprocessor core and bus controller at a speed grea1997
Apparatus for operating a microprocessor core and bus controller at a speed grea1997