Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array leakage reduction circuit and method

Memory array leakage reduction circuit and method

US Patent 7164616 · Granted Jan 16, 2007

Estimated economic value: $22,781,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors including power control circuits to reduce a no-load voltage to save 2025
Power limiting in a processor-based system based on allocating power budgets for2025
Autonomously managing core cluster frequencies using performance statistics in p2025
Access control system and method for isolating mutually distrusting security dom2023
System and method for providing an accurate and cost-effective current sensor ca2016
Method and apparatus for cache line state update in sectored cache with line sta2016
Method and apparatus to lower operating voltages for memory arrays using error c2009
Memory array leakage reduction circuit and method2008
Memory array leakage reduction circuit and method2008
Memory array leakage reduction circuit and method2008
Apparatus and methods for providing enhanced redundancy for an on-die cache2005
Adeno-associated virus capable of expressing factor IX protein and cells compris2003