Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for using built in self test to characterize input-to-output delay time of embedded cores and other integrated circuits

Method for using built in self test to characterize input-to-output delay time of embedded cores and other integrated circuits

US Patent 5822228 · Granted Oct 13, 1998

Estimated economic value: $4,811,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic database management system and method2007
Software development tool employing workflows for developing user interactive pr2005
Method and apparatus for determining fault sources for device failures2005
Detecting faults in dual port FIFO memories2004
Parallel testing of a multiport memory2004
Asynchronous bist for embedded multiport memories2003
Use of a scan chain for configuration of BIST unit operation2003
Detecting interport faults in multiport static memories2003
Testing content addressable static memories2002
Testing methodology for embedded memories using built-in self repair and identif2002
Built-in self-test unit having a reconfigurable data retention test2001
Automatic ranging apparatus and method for precise integrated circuit current me2000