Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array built-in self test circuit for testing multi-port memory arrays

Memory array built-in self test circuit for testing multi-port memory arrays

US Patent 5796745 · Granted Aug 18, 1998

Estimated economic value: $11,146,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ostomy apparatuses and methods of use2025
Multiple uses for BIST test latches2011
Multiple uses for BIST test latches2009
Methods and apparatus for testing a memory2009
Memory device with data line steering and bitline redundancy2006
Dynamically adjustable on-chip supply voltage generation2006
Two-dimensional redundancy calculation2006
Electro-static discharge protection circuit2005
Area efficient, sequential gray code to thermometer code decoder2003
Method and apparatus for programmable active termination of input/output devices2002
Dram CAM cell with hidden refresh2002
Method and apparatus for testing differential signals2002