Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for testing internal nodes of an integrated circuit at any predetermined machine cycle

System and method for testing internal nodes of an integrated circuit at any predetermined machine cycle

US Patent 5793777 · Granted Aug 11, 1998

Estimated economic value: $8,339,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for detecting or repairing minimum delay errors2016
Weight compression/decompression system2007
Dft technique for avoiding contention/conflict in logic built-in self-test2006
Generalized fault model for defects and circuit marginalities2006
Method and apparatus for modeling and circuits with asynchronous behavior2005
Scan design for double-edge-triggered flip-flops2005
Method and apparatus for power supply noise modeling and test pattern developmen2005
System for rearranging plurality of memory storage elements in a computer proces2004
Constrained signature-based test2003
Technique for sorting high frequency integrated circuits1998
CMOS transistor network to gate level model extractor for simulation, verificati1997
Adjustable weighted random test pattern generator for logic circuits1994