Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS transistor network to gate level model extractor for simulation, verification and test generation

CMOS transistor network to gate level model extractor for simulation, verification and test generation

US Patent 5629858 · Granted May 13, 1997

Estimated economic value: $10,594,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Internet of things fleet management with stop arrival and departure filtering2025
Using information flow for security aware design and analysis2025
Internet of things fleet inventory item linking/unlinking2025
RDMA transmit flow scheduling and pacing scheme for congestion management in hig2025
Reliable transport architecture2025
Offload of decryption operations2025
Transport layer security offload to a network interface2025
System and method for supporting scalable bit map based P_Key table in a high pe2024
Improving end-to-end congestion reaction using adaptive routing and congestion-h2024
Chip-to-chip interconnect with a layered communication architecture2024
Dynamic virtual cut-through and dynamic fabric bandwidth allocation between virt2024
Operator assistance for autonomous vehicles2024