Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip-to-chip interconnect with a layered communication architecture

Chip-to-chip interconnect with a layered communication architecture

US Patent 12061939 · Granted Aug 13, 2024

Estimated economic value: $4,428,713,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated chiplet-based central processing units with accelerators for system s2025
Internet of things fleet management with stop arrival and departure filtering2025
Integrated chiplet-based central processing units with accelerators2025
Internet of things fleet inventory item linking/unlinking2025
RDMA transmit flow scheduling and pacing scheme for congestion management in hig2025
Reliable transport architecture2025
Offload of decryption operations2025
Transport layer security offload to a network interface2025
System and method for supporting scalable bit map based P_Key table in a high pe2024
Optimizing memory reads when computing video quality metrics2024
Improving end-to-end congestion reaction using adaptive routing and congestion-h2024
Dynamic virtual cut-through and dynamic fabric bandwidth allocation between virt2024