Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dft technique for avoiding contention/conflict in logic built-in self-test

Dft technique for avoiding contention/conflict in logic built-in self-test

US Patent 7096397 · Granted Aug 22, 2006

Estimated economic value: $20,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for generating cyber threat intelligence2025
Apparatus and method for detecting or repairing minimum delay errors2016
Device, system, and method for optimized concurrent error detection2010
Weight compression/decompression system2007
Generalized fault model for defects and circuit marginalities2006
Generalized fault model for defects and circuit marginalities2006
Method and apparatus for modeling and circuits with asynchronous behavior2005
Scan design for double-edge-triggered flip-flops2005
Method and apparatus for power supply noise modeling and test pattern developmen2005
System for rearranging plurality of memory storage elements in a computer proces2004
Constrained signature-based test2003
Constrained signature-based test2003