Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing a cache coherency mechanism for utilization within a non-inclusive cache memory hierarchy

Method and system for implementing a cache coherency mechanism for utilization within a non-inclusive cache memory hierarchy

US Patent 5787478 · Granted Jul 28, 1998

Estimated economic value: $10,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for optimized translation of a virtual address having multip2022
Methods and systems for incorporating non-tree based address translation into a 2022
Operation of a multi-slice processor implementing a unified page walk cache2021
Virtual cache mechanism for program break point register exception handling2021
Methods and systems for optimized translation of a virtual address having multip2021
SRAM memory having subarrays with common IO block2020
Operation of a multi-slice processor implementing exception handling in a nested2020
Methods and systems for predicting virtual address2020
Performance optimized congruence class matching for multiple concurrent radix tr2020
Methods and systems for incorporating non-tree based address translation into a 2020
Operation of a multi-slice processor implementing a unified page walk cache2020
Operation of a multi-slice processor implementing exception handling in a nested2018