Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for optimized translation of a virtual address having multiple virtual address portions using multiple translation lookaside buffer (TLB) arrays for variable page sizes

Methods and systems for optimized translation of a virtual address having multiple virtual address portions using multiple translation lookaside buffer (TLB) arrays for variable page sizes

US Patent 10915459 · Granted Feb 9, 2021

Estimated economic value: $3,536,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Buffer and methods for address translations in a processor2023
Gather buffer management for unaligned and gather load operations2023
Unified translation miss queue for multiple address translation modes2023
Virtual cache synonym detection using alias tags2023
Translation bandwidth optimized prefetching strategy through multiple translatio2023
Sleeping and waking-up address translation that conflicts with translation level2023
Sharing instruction cache footprint between multiple threads2023
Sharing instruction cache lines between multiple threads2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023
Marking in-flight requests affected by translation entry invalidation in a data 2022
Virtual cache tag renaming for synonym handling2022