Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Output data compression scheme for use in testing IC memories

Output data compression scheme for use in testing IC memories

US Patent 5787097 · Granted Jul 28, 1998

Estimated economic value: $5,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory array reset read operation2024
Read retry scratch space2024
Apparatus for establishing a negative body potential in a memory cell2023
Read retry scratch space2023
Apparatus, system, and method of byte addressable and block addressable storage 2022
Memory array reset read operation2022
Apparatus and methods including establishing a negative body potential in a memo2021
Apparatus, system, and method of byte addressable and block addressable storage 2021
Memory array reset read operation2020
Apparatus and methods including establishing a negative body potential in a memo2019
Apparatus, system, and method of byte addressable and block addressable storage 2019
Methods including establishing a negative body potential in a memory cell2018