Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device with partially configurable memory cells and a method for configuration

Programmable logic device with partially configurable memory cells and a method for configuration

US Patent 5781756 · Granted Jul 14, 1998

Estimated economic value: $42,486,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secured booting of a field programmable system-on-chip including authentication 2016
Image file generation and loading2015
Programmable logic device capable of preserving state data during partial or com2003
Programmable logic device capable of preserving user data during partial or comp2003
Configuration bus interface circuit for FPGAs2002
Deskewing clock signals for off-chip devices2002
Configuration bus interface circuit for FPGAS2001
Method and structure for reading, modifying and writing selected configuration m2001
Method and structure for configuring FPGAS2001
Programmable logic device with delay-locked loop2001
FPGA configuration circuit including bus-based CRC register2001
Method and structure for loading data into several IC devices1998