Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA

Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA

US Patent 6255848 · Granted Jul 3, 2001

Estimated economic value: $63,988,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clocking architecture for communicating synchronous and asynchronous clock signa2025
Systems and methods for imaging communication and control2024
Clocking architecture for communicating clock signals having different frequenci2024
Register integrity check in configurable devices2024
Distributed configuration of programmable devices2024
Compute dataflow architecture2023
Systems and methods for imaging communication and control2023
Compute dataflow architecture2022
Programmable device configuration memory system2022
Power delivery network for active-on-active stacked integrated circuits2022
Tracing status of a programmable device2022
Multi-chip stacked devices2022