Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing different cache replacement algorithms for flush and non-flush operations in response to a cache flush control bit register

Method and apparatus for performing different cache replacement algorithms for flush and non-flush operations in response to a cache flush control bit register

US Patent 5778432 · Granted Jul 7, 1998

Estimated economic value: $8,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Highly flexible performance counter and system debug module2019
Lightweight, low overhead debug bus2019
Method for parsing network packets having future defined tags2015
Method for parsing network packets having future defined tags2014
System and method for managing uncertain events for communication devices2014
Method for incorporating existing silicon die into 3D integrated stack2012
Transaction switch and network interface adapter incorporating same2008
Inifiniband channel adapter for performing direct DMA between PCI bus and inifin2003
Data processor with alocate bit and method of operation1998
Memory cache with low power consumption and method of operation1996
Memory and associated method including an operating mode for simultaneously sele1994
Latching sense amplifier1994