Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cache with low power consumption and method of operation

Memory cache with low power consumption and method of operation

US Patent 5550774 · Granted Aug 27, 1996

Estimated economic value: $10,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual branch format2022
Side cache array for greater fetch bandwidth2022
Prefix accumulation for efficient processing of instructions with multiple prefi2014
Method and system for controlling HS-NMOS power switches with slew-rate limitati2014
System and method for managing uncertain events for communication devices2014
Apparatus and method for marking start and end bytes of instructions in a stream2013
Method and system for controlling HS-NMOS power switches with slew-rate limitati2013
Apparatus for efficiently determining instruction length instruction within a st2013
Instruction extraction through prefix accumulation2013
Method for incorporating existing silicon die into 3D integrated stack2012
Dynamic clock feedback latch2011
Voltage reference circuit with complementary PTAT voltage generators and method2009