Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for incorporating existing silicon die into 3D integrated stack

Method for incorporating existing silicon die into 3D integrated stack

US Patent 8110899 · Granted Feb 7, 2012

Estimated economic value: $29,971,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro-operation generator for deriving a plurality of single-destination micro-o2018
Multi-die processor2014
System and method for managing uncertain events for communication devices2014
Memory array on more than one die2011
Prefetching from dynamic random access memory to a static random access memory2011
Memory array on more than one die2010
Efficient Bloom filter2009
Apparatus and method using different size rename registers for partial-bit and b2008
Multi-purpose register cache2008
Predicate register file write by an instruction with a pending instruction havin2007
Predictive filtering of register cache entry2007
Efficient instruction scheduling with lossy tracking of scheduling information2006