Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable width low profile gate array input/output architecture

Variable width low profile gate array input/output architecture

US Patent 5760428 · Granted Jun 2, 1998

Estimated economic value: $5,186,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual-height cell with variable width power rail architecture2006
Dual-height cell with variable width power rail architecture2005
Gate array architecture using elevated metal levels for customization2003
Programmable polysilicon gate array base cell architecture1999
I/O driver design for simultaneous switching noise minimization and ESD performa1998
Low profile variable width input/output cells1998
Microelectronic circuit including silicided field-effect transistor elements tha1998
Method for forming minimum area structures for sub-micron CMOS ESD protection in1998
High density gate array base cell architecture1997
Method of fabricating a programmable polysilicon gate array base cell structure1997
Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits1997
Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits1997