Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache tag RAM having separate valid bit array with multiple step invalidation and method therefor

Cache tag RAM having separate valid bit array with multiple step invalidation and method therefor

US Patent 5749090 · Granted May 5, 1998

Estimated economic value: $7,194,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level integrated circuit structure and method of manufacturing the same2001
Layout for noise reduction on a reference voltage1997
Integrated circuit memory having a self-timed write pulse independent of clock f1996
Integrated circuit memory having a self-timed write pulse independent of clock f1996
BICMOS output buffer circuit having overshoot protection1996
BICMOS output buffer circuit having overshoot protection1996
BICMOS cache TAG comparator having redundancy and separate read an compare paths1996
Power-on reset circuit for preventing multiple word line selections during power1995
Digital signal processor with delayed-evaluation array multipliers and low-power1994
Driver circuit for output buffers1994
Memory having distributed reference and bias voltages1994
BICMOS sense amplifier with reverse bias protection1994