Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › BICMOS cache TAG comparator having redundancy and separate read an compare paths

BICMOS cache TAG comparator having redundancy and separate read an compare paths

US Patent 5497347 · Granted Mar 5, 1996

Estimated economic value: $20,013,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level integrated circuit structure and method of manufacturing the same2001
Cache tag RAM having separate valid bit array with multiple step invalidation an1998
Integrated circuit memory having a self-timed write pulse independent of clock f1996
BICMOS output buffer circuit having overshoot protection1996
Driver circuit for output buffers1994
Memory having distributed reference and bias voltages1994
BICMOS sense amplifier with reverse bias protection1994
Regulated BiCMOS output buffer1993
Cache memory with a parity write control circuit1991
Low di/dt output buffer with improved speed1990