Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing

Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing

US Patent 5333119 · Granted Jul 26, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of data modulation and demodulation in SoC2014
Switching device of networks-on-chip system and scheduling method thereof2010
Null convention threshold gate2005
Programmable gate array2001
Semi-dynamic and dynamic threshold gates with modified pull-up structures2001
Null convention logic gates with flash, set and reset capability2000
Look up table threshold gates2000
Programmable gate array1999
Null convention adder1998
Cache tag RAM having separate valid bit array with multiple step invalidation an1998
Layout for noise reduction on a reference voltage1997
Null convention threshold gate1997