Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetrical p-channel transistor having a boron migration barrier and LDD implant only in the drain region

Asymmetrical p-channel transistor having a boron migration barrier and LDD implant only in the drain region

US Patent 5744371 · Granted Apr 28, 1998

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Caching of deep structures for efficient parsing2016
Caching of deep structures for efficient parsing2016
Caching of deep structures for efficient parsing2015
Determining die performance by incorporating neighboring die performance metrics2012
End of line performance prediction2010
Automated control thread determination based upon post-process consideration2008
Method and apparatus for multivariate fault detection and classification2007
Method and apparatus for detecting faults using principal component analysis par2007
Composite spacer liner for improved transistor performance2005
Maintaining LDD series resistance of MOS transistors by retarding dopant segrega2004
Narrow width CMOS devices fabricated on strained lattice semiconductor substrate2004
Method of forming source/drain regions in a semiconductor device2004