Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System level mechanism for invalidating data stored in the external cache of a processor in a computer system

System level mechanism for invalidating data stored in the external cache of a processor in a computer system

US Patent 5737755 · Granted Apr 7, 1998

Estimated economic value: $22,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory pools in a memory model for a unified computing system2025
Memory pools in a memory model for a unified computing system2023
Shared motion estimation cost metrics for overlapping units2022
Interleaved video coding pipeline2022
Memory pools in a memory model for a unified computing system2021
Real-time color classification for street vehicles2020
Flexible hardware engines for handling operating on multidimensional vectors in 2020
Computer vision processing in hardware data paths2020
Efficient two-stage object detection scheme for embedded device2020
Memory hierarchy to transfer vector data for operators of a directed acyclic gra2020
Approximate cross-check for real-time feature matching2020
Apparatus to adjust a field of view displayed on an electronic mirror using an a2020