Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a multiple transistor integrated circuit with thick copper interconnect

Method of making a multiple transistor integrated circuit with thick copper interconnect

US Patent 5728594 · Granted Mar 17, 1998

Estimated economic value: $17,390,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power integrated circuit including series-connected source substrate and drain s2015
Power integrated circuit including series-connected source substrate and drain s2015
Multi-component electronic system having leadframe with support-free with cantil2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
Lateral drain-extended MOSFET having channel along sidewall of drain extension d2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
MOS transistor with gate trench adjacent to drain extension field insulation2011
Lateral drain-extended MOSFET having channel along sidewall of drain extension d2011
Systems and methods for providing over-current protection in a switching power s2009
Individualized low parasitic power distribution lines deposited over active inte2009
Robust DEMOS transistors and method for making the same2009
N-channel LDMOS with buried P-type region to prevent parasitic bipolar effects2007