Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing partial unscan and near full scan within design for test applications

Method and apparatus for performing partial unscan and near full scan within design for test applications

US Patent 5696771 · Granted Dec 9, 1997

Estimated economic value: $16,759,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for incremental circuit physical synthesis2021
Methods for detecting and handling fall and perimeter breach events for resident2020
Methods for incremental circuit design legalization during physical synthesis2019
Retiming with fixed power-up states2019
Retiming with programmable power-up states2019
Methods for detecting and handling fall and perimeter breach events for resident2019
Integrated circuit retiming with selective modeling of flip-flop secondary signa2018
Methods for detecting and handling fall and perimeter breach events for resident2018
Method and system of merging memory cells into multi-bit registers in an integra2017
Look-up based buffer tree synthesis2015
Method of reducing current leakage in a product variant of a semiconductor devic2015
Method of reducing current leakage in a device and a device thereby formed2014