Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system of merging memory cells into multi-bit registers in an integrated circuit layout

Method and system of merging memory cells into multi-bit registers in an integrated circuit layout

US Patent 9779197 · Granted Oct 3, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for detecting and handling fall and perimeter breach events for resident2020
Methods for detecting and handling fall and perimeter breach events for resident2019
Methods for detecting and handling fall and perimeter breach events for resident2018
Privacy conscious qualification of opt-in advertiser opportunities2017
Apparatus for voltage detection in an integrated circuit2017
Circuit and method for real-time monitoring of process, temperature, and voltage2016
Duty-cycle distortion self-correcting delay line2016
Method of reducing current leakage in a product variant of a semiconductor devic2015
Method of reducing current leakage in a device and a device thereby formed2014
Reconfigurable scan chain connectivity to enable flexible device I/O utilization2013
Multi-level slew and swing control buffer2009
Edge-triggered scan flip-flop and one-pass scan synthesis methodology2002