Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit including fully testable small scale read only memory constructed of level sensitive scan device shift register latches

Integrated circuit including fully testable small scale read only memory constructed of level sensitive scan device shift register latches

US Patent 5694346 · Granted Dec 2, 1997

Estimated economic value: $24,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for improving efficiency of sequential test compression using 2017
Elastic compression-optimizing tester bandwidth with compressed test stimuli usi2016
Apparatus for integrated cascade encoding2004
Apparatus and method for synchronizing multiple circuits clocked at a divided ph2003
Apparatus and method for synchronizing multiple circuits clocked at a divided ph2003
Highly adjustable video composite sync separator and variable gain pixel clock f2003
Sharing reference data between multiple encoders parallel encoding a sequence of2002
Apparatus and method for power reduction control in a video encoder device2001
Method and apparatus to accommodate partial picture input to an MPEG-compliant e2001
Highly programmable chrominance filter for 4:2:2 to 4:2:0 conversion during MPEG2001
Circuit and method for differentiating multiple modules2000
Method to compensate for a fade in a digital video input sequence2000