Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for synchronizing multiple circuits clocked at a divided phase locked loop frequency

Apparatus and method for synchronizing multiple circuits clocked at a divided phase locked loop frequency

US Patent 6611159 · Granted Aug 26, 2003

Estimated economic value: $17,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically allocating memory controller resources for extended prefetching2024
Remote node broadcast of requests in a multinode data processing system2020
Scalable data collection for system management2020
Remote node broadcast of requests in a multinode data processing system2019
Scalable data collection for system management2019
Dynamically adjusting read data return sizes based on interconnect bus utilizati2019
Dynamically adjusting read data return sizes based on interconnect bus utilizati2018
Method and system for improving efficiency of sequential test compression using 2017
Dynamically adjusting read data return sizes based on memory interface bus utili2017
Performing arithmetic operations using both large and small floating point value2017
Memory queue handling techniques for reducing impact of high-latency memory oper2017
Synchronization and order detection in a memory system2017