Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a sub-half micron MOSFET device with insulator filled shallow trenches planarized via use of negative photoresist and de-focus exposure

Method for fabricating a sub-half micron MOSFET device with insulator filled shallow trenches planarized via use of negative photoresist and de-focus exposure

US Patent 5691215 · Granted Nov 25, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory repair system and method2025
Integrated functional and design for testability (DFT) clock delivery architectu2024
Bio-information detection substrate and gene chip2023
Efficient test architecture for multi-die chips2019
Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resoluti2006
Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resoluti2006
Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resoluti2006
System and method for testing high pin count electronic devices using a test boa2005
Single trench alternating phase shift mask fabrication2004
Full sized scattering bar alt-PSM technique for IC manufacturing in sub-resoluti2004
Dual trench alternating phase shift mask fabrication2003
Formation of silicon nitride film for a phase shift mask at 193 nm2001