Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reset circuit for a programmable logic device

Reset circuit for a programmable logic device

US Patent 5689516 · Granted Nov 18, 1997

Estimated economic value: $16,177,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic refresh for improving data retention and endurance characteristics of 2012
Disabling unused/inactive resources in an integrated circuit for static power re2012
Two bits per cell non-volatile memory architecture2011
Method and mechanism for controlling power consumption of an integrated circuit2009
Disabling unused/inactive resources in programmable logic devices for static pow2009
Tuning programmable logic devices for low-power design implementation2009
Regulating unused/inactive resources in programmable logic devices for static po2009
Method and apparatus for generating test vectors for an integrated circuit under2009
Reconfiguration of a programmable logic device using internal control2007
FPGA configuration memory with built-in error correction mechanism2006
Bitstream for configuring a PLD with encrypted design data2006
Disabling unused/inactive resources in programmable logic devices for static pow2006