Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing the address system of a memory system

Method and apparatus for testing the address system of a memory system

US Patent 5689514 · Granted Nov 18, 1997

Estimated economic value: $30,996,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LSSD-compatible edge-triggered shift register latch2009
Method for testing embedded DRAM arrays2007
Testing and repair methodology for memories having redundancy2007
Method for testing embedded DRAM arrays2006
Self-timed and self-tested fuse blow2004
Reduced-pin integrated circuit I/O test2002
Low power LSSD flip flops and a flushable single clock splitter for flip flops2001
Method and apparatus for testing the data output system of a memory system1998
Piezoelectric type acceleration sensor with metallic case and resin package1997