Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPGA architecture with repeatable tiles including routing matrices and logic matrices

FPGA architecture with repeatable tiles including routing matrices and logic matrices

US Patent 5682107 · Granted Oct 28, 1997

Estimated economic value: $30,527,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable integrated circuit having built in test circuit2010
Processing data packets at a storage service module of a switch2008
Programmable interface for a configurable system bus2004
Method and system for PLD swapping2003
Configurable processor system unit2002
Bank-based configuration and reconfiguration for programmable logic in a system 2002
Structure and method for generating a clock enable signal in a PLD2001
Encryption of configuration stream2001
Encryption of configuration stream2001
Integrated circuit with field programmable and application specific logic areas2000
Integrated circuit with field programmable and application specific logic areas2000
FPGA architecture with repeatable titles including routing matrices and logic ma1999