Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Measurement of digital circuit simulation test coverage utilizing BDDs and state bins

Measurement of digital circuit simulation test coverage utilizing BDDs and state bins

US Patent 5680332 · Granted Oct 21, 1997

Estimated economic value: $22,782,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Invariant sharing to speed up formal verification2019
Equivalence checking between two or more circuit designs that include square roo2018
Elimination of illegal states within equivalence checking2016
Equivalence checking between two or more circuit designs that include division c2015
Equivalence checking using structural analysis on data flow graphs2014
Formal verification of bit-serial division and bit-serial square-root circuit de2014
Formally checking equivalence using equivalence relationships2013
Method and apparatus for performing formal verification using data-flow graphs2011
Method and apparatus for formally checking equivalence using equivalence relatio2011
Formally proving the functional equivalence of pipelined designs containing memo2010
Method and apparatus for production of data-flow-graphs by symbolic simulation2009
Method and apparatus for performing formal verification using data-flow graphs2009