Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Snooping of I/O bus and invalidation of processor cache for memory data transfers between one I/O device and cacheable memory in another I/O device

Snooping of I/O bus and invalidation of processor cache for memory data transfers between one I/O device and cacheable memory in another I/O device

US Patent 5673414 · Granted Sep 30, 1997

Estimated economic value: $18,961,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing device with asynchronous auxiliary execution unit2015
Single-block virtual frame buffer translated to multiple physical blocks for mul2012
Single-block virtual frame buffer translated to multiple physical blocks for mul2010
Single-block virtual frame buffer translated to multiple physical blocks for mul2004
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Address space architecture for multiple bus computer systems1998
Computer system with varied data transfer speeds between system components and m1998
Computer system with varied data transfer speeds between system components and m1998
Transaction queue in a graphics controller chip1998