Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device performance by delayed power-down

Memory device performance by delayed power-down

US Patent 5668769 · Granted Sep 16, 1997

Estimated economic value: $32,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory reads of weight values2020
Split-gate memory having sector retirement with reduced current and method there2017
Scalable split gate memory cell array2017
Common source architecture for split gate memory2017
Multibit sense amplifier calibration2015
Smart charge pump configuration for non-volatile memories2015
Biasing split gate memory cell during power-off mode2015
Sector-based regulation of program voltages for non-volatile memory (NVM) system2015
Method of increasing a timing margin for relaying data to a memory array2015
Control gate word line driver circuit for multigate memory2015
Programming a split gate bit cell2014
Memory apparatus and signal delay circuit for generating delayed column select s2014