Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Biasing split gate memory cell during power-off mode

Biasing split gate memory cell during power-off mode

US Patent 9111639 · Granted Aug 18, 2015

Estimated economic value: $2,452,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fingered capacitor with low-k and ultra-low-k dielectric layers2022
Memory reads of weight values2020
Fingered capacitor with low-K and ultra-low-K dielectric layers2020
Gated diode having fingers with elevated gates2020
Methods and structures for a split gate memory cell structure2018
Split gate device with doped region and method therefor2018
Method of forming split gate memory with improved reliability2017
Split-gate memory having sector retirement with reduced current and method there2017
Scalable split gate memory cell array2017
Scalable split gate memory cell array2017
Method for integrating non-volatile memory cells with static random access memor2017
Methods and structures for a split gate memory cell structure2017